Achronix Speedster22i User Macro Guide Manuel d'utilisateur télécharger pdf (Page 86)

Registers DFFNER

Speedster22i Macro Cell Library

AchronixSemiconductorProprietary PAGE 70

sr_assertion

The sr_assertion parameter defines the behavior of the output when the rn reset input is

asserted.Assigningthesr_assertionto“unclocked”resultsinanasychronousassertionofthe

reset signal, where the q output is set to zero upon assertion of the active‐low reset signal. 

Assigningthesr_assertionto“clocked”re

sultsinasynchronousassertionoftheresetsignal,

wheretheqoutputissettozeroatthe nextfallingedgeoftheclock.Thedefaultvalueofthe

sr_assertionparameteris“unclocked”.

Table 2-32: DFFNER Function Table when sr_assertion = “unclocked”

Inputs Output

rn ce d ckn q



Table 2-33: DFFNER Function Table when sr_assertion = “clocked”

Inputs Output

rn ce d ckn q



Verilog Instantiation Template

DFFNER #(.init(1’b0),

.sr_assertion(“unclocked”))

instance_name

(.q(user_out),

.d(user_din),

.rn(user_reset),

.ce(user_clock_enable),

.ckn(user_clock));

0X X X 0

10 X XHold

11 0 0

1 1

0X X



10 X XHold

11 0 0

1 1

1 2 ... 81 82 83 84 85 86 87 88 89 90 91 ... 223 224

Pas de commentaire

Achronix Speedster22i User Macro Guide Manuel d'utilisateur Page 86