
JTAG Configuration using the Bitporter Pod Configuration Overview
PAGE 2
www.achronix.com Bitporter User Guide
JTAG Configuration using the Bitporter Pod
The Bitporter pod (Figure 1‐2) connects between a host PC via either a 10/100 Ethernet or
USB 2.0 connectionand a JTAG‐compliant connectoron the target system.Whenconnected,
the Bitporter pod supports device configuration and debug, along with flash memory
programming.
Note: USB1.0and1.1arealsosupported,butdiscouraged
forperformancereasons.
TheJTAGconfigurationflow isasfollows:
• Generateadesign_name.jamfilefromaplaced‐and‐routeddesignwithinACE.
• ConnecttheBitporterpod toeithertheUSBorEthernetportofthehostPCandtothe
JTAGportofthetargetSpeedsterdevice.
• Play the STAPL file to
the FPGA usingacx_stapl_player, executed from the
command‐line,orviatheDownloadviewwithinACE(see“PlayingaSTAPLFile”in
theACEUserGuide(UG001)fordetails).
Supported Operating Systems
JTAGprogrammingiscurrentlysupportedunderthefollowingoperatingsystems:
•Foracx_stapl_playerwithUSB‐connectedBitporterpods:
RedHatEnterpriseLinuxRelease5and6,32‐bitand64‐bit
CentOS5.2+and6.x,32‐bitand64‐bit
MicrosoftWindowsXPProfessionalSP332‐bit
MicrosoftWindows7ProSP1
64‐bit
Figure 1-2: Bitporter Pod
ug004_c01_02_v01
Commentaires sur ces manuels